Please use this identifier to cite or link to this item:
http://studentrepo.iium.edu.my/handle/123456789/4495
Title: | Design of a 2.45 GHz RF-CMOS power splitter circuit for ISM RFID readers | Authors: | Uddin, Md. Jasim | Subject: | Metal oxide semiconductors, Complementary Metal oxide semiconductors, Complementary -- Design and construction Integrated circuits -- Design and construction Radio frequency identification systems |
Year: | 2010 | Publisher: | Gombak : International Islamic University Malaysia, 2010 | Abstract in English: | The recent demand for automatic radio frequency identification (RFID) tags, has triggered research for accompanying miniature, low-power reader circuits. Implementation of such circuits using conventional integrated fabrication techniques such as RF complementary metal-oxide-semiconductor (CMOS) is desirable due to the low cost, reduction in parasitics and small-size. This research illustrates the design of a RF-CMOS power splitter for an RFID reader circuit to serve the ISM 2.45 GHz band. The power splitter design is based on a Wilkinson power splitter and utilizes spiral inductors, metal finger capacitors and high sheet poly resistors. The design utilizes the 0.18 2m Silterra RF-CMOS technology. Low return loss of 6.9 dB, low insertion loss 3 dB and high isolation 10dB were obtained from pre-layout simulations. The low insertion loss 1.496 dB was found from post-layout simulation. The overall power splitter circuit is simulated using AWR Microwave Office®, indicating its S-parameters. The individual inductors were designed using Sonnet® to obtain the appropriate inductance at 2.45 GHz. Further refinement of the inductor layout design was done using CST® to incorporate the effect of composite CMOS layers. Simulation results indicate that inductors core diameters must be adequately large (more than 100 2m) to ensure high quality factor characteristics and its conductor spacing should be minimal to obtain larger per unit area inductive value. Capacitor and resistor layout and extraction were performed using Cadence®. It shows the desired capacitance value of 1.39 pF required 101 fingers and the 2.2 pF required 105 fingers respectively. The high sheet poly resistor is used to implement the 300 Ohms resistor. The h-poly resistor had dimensions of 5.08 2m × 7.96 2m. Layout versus schematic simulations were performed using Cadence®. The floor plan for the power splitter was designed to fit two 1800 2m × 1800 2m chips. The post layout simulation results indicated satisfactory results which matched all the design requirements. | Degree Level: | Master | Call Number: | t TK 7871.99 M44 U18D 2010 | Kullliyah: | Kulliyyah of Engineering | Programme: | Master of Science (Computer and Information engineering) | URI: | http://studentrepo.iium.edu.my/jspui/handle/123456789/4495 | URL: | https://lib.iium.edu.my/mom/services/mom/document/getFile/2gz1wT91Of9PVW5vdnm6jjzzTyw70NKz20111115152056359 |
Appears in Collections: | KOE Thesis |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
t00011160595MdJasimUddinTK7871.99M44U18D2010_SEC_24.pdf | 24 pages file | 630.75 kB | Adobe PDF | View/Open |
t00011160595MdJasimUddinTK7871.99M44U18D2010_SEC.pdf Restricted Access | Full text secured file | 3.2 MB | Adobe PDF | View/Open Request a copy |
Page view(s)
36
checked on May 18, 2021
Download(s)
8
checked on May 18, 2021
Google ScholarTM
Check
Items in this repository are protected by copyright, with all rights reserved, unless otherwise indicated. Please give due acknowledgement and credits to the original authors and IIUM where applicable. No items shall be used for commercialization purposes except with written consent from the author.